



ACIAIN E440
ACIOUT E442




6800 ROM MONITOR

VERSION 1.0

USERS GUIDE



SOUTHWEST TECHNICAL PRODUCTS CORPORATION
219 W. Rhapsody San Antonio, Texas 78216



Copyright © 1977, Southwest Technical Products Corporation

SWTPC SWTBUG® (SWATBUG) MONITOR ROM

One of the features of the SWTPC 6800 Computer System is that the conventional programmer's console has been replaced with a monitor ROM. The programmer's console consists of all the pretty switches and lights often found on similar microcomputers that are used to bootstrap the system after power up. The programmer's console not only raises the cost of the system, but more often than not is confusing and tedious to use for both beginning and experienced programmers. The monitor ROM on the other hand is a permanently stored program that gives the computer the intelligence required to communicate with the operator thru an interfaced terminal system immediately after power up without flipping switches for 10 minutes. This technique makes the computer do the work of simplifying communication between itself and the operator.

SWTBUG® is the name of the monitor program used in the SWTPC 6800 Computer System. It might be thought of as kind of a mini-operating system since it gives the operator command control over the computer system.

Features of the SWTBUG® ROM include:

- * Memory Examine and Change
- * Program loading from cassette or paper tape thru the control interface or thru I/O port # 0.
- * Program saving to cassette or paper tape
- * Go to user program
- * Display contents of registers
- * Erase SWTPC CT-1024 terminal system screen
- * SWTPC MF-68 floppy disk boot
- * Byte search
- * Breakpoint debugging
- * Vectored hardware and software interrupts to user defined addresses


SWTBUG® is a permanently stored program and cannot be erased or lost by either a loss of power or user program error. It is always resident in the computer while power is ON and need never be loaded into the machine. Subroutines within the ROM are documented and available to the user to simplify programming and conserve on the use of user RAM memory. Character input and output, string output and return to monitor are just a few subroutines available to the user.

SWTBUG® is a 1K byte program and is addressed high in memory, far above the amount of RAM memory required for most user programs. Since SWTBUG® does require a small amount of RAM memory for operation, a 128 byte scratchpad RAM has been implemented on the processor board so that no external user RAM memory is required for monitor operation. There is even enough extra room in this RAM so that short programs such as memory diagnostics can be loaded into and run from the scratchpad RAM without requiring any external user RAM memory. Extra care however must be exercised to avoid overwriting any memory locations required for proper monitor operation. Complete details on this are given later in this writeup. The SWTBUG® ROM is located from memory addresses E000 thru E3FF. The scratchpad RAM is located from memory addresses A000 thru A07F. Both components are physically located on the processor board and are functional any time the system is powered up. Whenever computer control is transferred from SWTBUG® to the user program, there are only four ways to get back into the SWTBUG® command mode. The first is to put a jump to the CONTRL entry point address within SWTBUG® as the last step of your program. The second is to incorporate a command or action within your program which transfers program control to the CONTRL entry point address within SWTBUG®. The third is to depress the front panel RESET button. The fourth is turn the computer OFF and then back ON again. The fourth method is rather drastic and wipes out all RAM memory data, it is only mentioned to let you know that the computer always powers up with the SWTBUG® monitor in the command mode.

SWTBUG® INSTALLATION

SWTBUG® is a MOS device and MOS integrated circuits are susceptible to damage by static electricity. Although some degree of protection is provided internally within the integrated circuits, their cost demands the utmost in care. Before opening and/or installing SWTBUG® you should ground your body and all metallic tools coming into contact with the leads, thru a 1M ohm ¼ watt resistor. The ground must be an "earth" ground such as a water pipe, and not the circuit board ground. As for connection to your body, attach a clip lead to your watch or metal ID bracelet. Make absolutely sure that you have the resistor connected between you and the "earth" ground, otherwise you will be creating a dangerous shock hazard. Avoid touching the leads of the integrated circuits any more than necessary when installing it, even if you are grounded. Static electricity should be an important consideration in cold, dry environments. It is less of a problem when it is warm and humid.

When using SWTBUG® with an MP-A processor card, one board change is necessary since SWTBUG® is a full 1K ROM and MIKBUG® was a ½K device. If this ROM is replacing MIKBUG®, remove MIKBUG® from its socket. On the back side of the MP-A board you will notice that pin 15 of IC-2 (ROM) is grounded. The land coming from pin 15 should be broken and a wire added as shown below.



SWTBUG® should now be installed in the socket for IC-2. Be sure to orient the ROM correctly when re-installing. The semicircle notch or dot should match with the MP-A board's component layout drawing.

When installing SWTBUG® in the MP-A2 processor board no board modifications are necessary. Follow the instructions supplied with the MP-A2 instruction set.

SWTBUG® OPERATION

The SWTBUG® firmware enables the computer to communicate with a terminal to perform various programming and debugging functions. SWTBUG® will communicate with a terminal via either a MP-C control interface or MP-S ACIA serial interface on I/O port 1. An optional MP-C interface can be installed on I/O port 0 for punch and load functions. Although SWTBUG® is essentially compatible with MIKBUG®, be sure to read the COMPATIBILITY section before running any programs written for MIKBUG®. Below is a detailed description of each SWTBUG® command.

RESET

Upon receiving a RESET command, as during power up, SWTBUG® will initialize the system to receive commands from a terminal. When the RESET button is pushed, control will transfer to location E0D0 of SWTBUG®. The RESET button should be used for exiting loops or malfunctioning programs. After resetting, the computer should respond with a carriage return, line feed and a \$ sign. At this point, SWTBUG® is waiting for commands. If breakpoints are being used, the RESET function will not disable breakpoints. The BREAK-POINT function should be referenced for additional information.

MEMORY EXAMINE AND CHANGE M (addr)

The Memory Examine and Change function can be used to enter machine code programs and to display and/or change the contents of memory. The Memory Examine and Change function should be used as follows:

- 1.) Type M. The computer should echo the M and output a space.
- 2.) Type in the four digit hexadecimal address that you wish to examine and/or change. The computer should respond with a carriage return, line feed, \$, the address and the data that is stored at this address.
- 3.) At this point the user has the option of advancing, either forward or backward, to the next memory location, or changing the data stored at the displayed address and advancing to the next location or of exiting the M function.
 - a.) To display the next sequential address and data, a line feed or any character other than 0123456789ABCDEF : ; ↑ = > ? or a space or a carriage return may be entered. Any leading spaces that are entered will be ignored by the memory change function.
 - b.) To display the next sequential address going backward from the present location, a ↑ should be entered.
 - c.) To change the data stored at the displayed location, enter the new data, either with or without a leading space. If a non-hex value, such as a 3Q is entered the data will remain unchanged and the memory change function will be exited. If the data is unable to be changed (write protected memory, etc.) a ? will be output and the memory change function will be exited.
 - d.) To exit the Memory Examine and Change function, type a carriage return.

Below is an example. The underlined parts are what was entered by the user.

\$M <u>0100</u>		MEMORY LOCATION 0100 OPENED
\$0100 00	.	DISPLAY NEXT LOCATION
\$0101 BD	.	DISPLAY NEXT LOCATION - SPACES IGNORED
\$0102 5D	.	DISPLAY NEXT LOCATION
\$0103 C1	<u>01</u>	CHANGE CONTENTS TO 01
\$0104 C9	<u>23</u>	CHANGE CONTENTS TO 23. SPACES IGNORED
\$0105 15	^	READ PREVIOUS LOCATION
\$0104 23	.	DISPLAY NEXT LOCATION
\$0105 15	<u>30</u>	ENTER NON-HEX VALUE
\$M <u>0105</u>		SWTBUG CONTROL RESUMED. OPEN NEW LOCATION
\$0105 15		EXIT BY HITTING CARRIAGE RETURN
\$M <u>E000</u>		OPEN ANOTHER LOCATION
\$E000 FE	<u>56?</u>	ATTEMPTED TO CHANGE WRITE PROTECTED MEMORY
\$		SWTBUG CONTROL RESUMED

REGISTER DUMP FUNCTION R


The R command will display the current contents of the MPU's pushdown stack. "Current" means the status of data stored on the stack immediately before SWTBUG® control is resumed. The following is a typical register dump:

\$R					
\$FF 16 23 17EC 0103 A042					
\$					
CONDITION CODES	ACC B	ACC A	INDEX REG.	PGM. CTR.	STACK PTR.

The condition codes are as defined below:

BIT NO.	LABEL	CONDITION CODE
0	C	Carry—borrow
1	V	Overflow
2	Z	Zero
3	N	Negative
4	I	Interrupt mask
5	H	Half carry

In the above example the condition code of "3C" can be interpreted as follows:



Below are two examples of how the R command works. Assume that this small program was entered to change certain registers.

```

$M 0100
$0100 CE 8E LOADS STACK POINTER TO 1000
$0101 12 10
$0102 34 00
$0103 86 CE LOAD INDEX REGISTER WITH 1234
$0104 00 12
$0105 C6 34
$0106 FF 86 LOAD ACCUMULATOR A WITH 00
$0107 FD 00
$0108 08 C6 LOAD ACCUMULATOR B WITH FF
$0109 23 FF
$010A 67 7E JUMP BACK TO SWTBUG CONTROL
$010B F7 E0
$010C 60 E3
$010D DD
AT THIS POINT THE STATUS WILL NOT BE PUSHED ON THE STACK

```



```

$R
$FF DC FC 6EFD 0100 A042 REGISTER DUMP BEFORE RUNNING PROGRAM
$G
$R
$FF DC FC 6EFD 0100 A042 NOTE R DUMP THE SAME AFTER RUNNING
$J 0100
$R
$FF DC FC 6EFD 0100 A042 THE SAME AFTER A JUMP
$M 010A
$010A 7E 3F AT THIS POINT THE JUMP TO SWTBUG CONTROL
$010B E0 IS REPLACED WITH A SWI. NOTE THE VALUE
$G OF THE REGISTERS AFTER THE NEXT DUMP.
$F9 FF 00 1234 010A 0FF9 R DUMP GIVEN BY SWI
$R
$F9 FF 00 1234 010A 0FF9 DUMP SHOWS THE PROGRAM CHANGES
$
$FF DC FC 6EFD 0100 A042 R DUMP AFTER A RESET

```

In the above program you will notice that the register dump after running the program is the same as before even though the program contained statements that changed the processor's registers. The register dump did not reflect these changes because the new conditions were not pushed on the computer's stack. Note, however, the register dump did reflect the change when the last instruction was a software interrupt—a SWI instruction will push the processor's status on the stack and then display the contents of the registers.

CT-1024 CLEAR SCREEN COMMAND C

The C command outputs a home-up (1016) and an erase to end of frame (1616) control characters for the clearing of the screen on a SWTPC CT-1024 or equivalent terminal system.

GO TO USER'S PROGRAM FUNCTION G

Upon entering a G command, SWTBUG® will transfer control to the user's program by executing a RTI (return from interrupt) instruction. This effectively causes the computer to jump to the memory address stored in memory locations A048 and A049 in the SWTBUG® RAM. A048 contains the most significant byte and A049 the least significant byte of the memory address. If, for example, you wish to execute a program starting at 0100, change A048 to a 01 using the M function and change A049 to 00. Typing a G will then cause the computer to execute the program whose starting address is 0100. Upon entering a program using the G function, the stack pointer will be set at A049. The G function is also used to restart a program after a breakpoint has been moved. In this case A048 and A049 should not be changed. See the Breakpoint section for further information.

JUMP TO USER'S PROGRAM J(addr)

The J command will cause the computer to execute the program whose starting address is given in the entered address. The J command does not look at locations A048 and A049. The stack pointer will be set at A042 upon entering a program with a jump command. Example: J 0100. If a non-hex character is entered, SWTBUG® control will resume.

ASCII TAPE PUNCH COMMAND P


The P command provides a means for storing the contents of specified memory on either cassette or paper tape. Normal output from the computer during a punch is thru either an MP-C or MP-S serial interface on I/O port 1, but a MP-C interface on I/O 0 can be selected. (See the description of the O command.) To use the P command, the upper and lower limits of the range to be punched must first be stored in locations A002-A005 of the

SWTBUG® RAM. If you wanted to punch from addresses 0123 to 4567 (inclusive) you would use the memory examine and change functions to set computer memory as follows.

A002 → 01 MOST SIGNIFICANT BYTE OF LOWER ADDRESS
 A003 → 23 LEAST SIGNIFICANT BYTE OF LOWER ADDRESS
 A004 → 45 MOST SIGNIFICANT BYTE OF UPPER ADDRESS
 A005 → 67 LEAST SIGNIFICANT BYTE OF LOWER ADDRESS

Typing P would turn the punch on and output the specified memory data. A sample punch output is as follows:

```
$M A002
$A002 02 01 MSB OF LOW ADDRESS
$A003 72 00 LSB OF LOW ADDRESS
$A004 EF 01 MSB OF HIGH ADDRESS
$A005 00 20 LSB OF LOW ADDRESS
$A006 5F
$P TAPE PUNCH COMMAND
S11301008E1000CE12348600C6FF3FE0E3DD005DB2
S11301108090E05160F73A8201F500FFC79771D1F2
S104012000DA
$
```



The S1 at the start of the block is used to tell the load routine that valid punch data follows. Each punch block must begin with the S1. The 13₁₆ is the number of bytes that follow in the block. In this case two bytes are required for the starting address of the block (01 and 00), 10₁₆ bytes are required for the data (8E10 00 CE 12 34 86 00 C6 FF 3F E0 E3 DD 00 50) and one byte is required for the checksum (B2). The checksum is generated by adding the complement of the start of block address and the data, 8 bits at a time. At load-in time another checksum is generated by the load routine which must match with the one generated at punch time.

As the punch begins a PUNCH ON (12₁₆) control character will be output to the punch device. If a MP-C control interface is the selected interface, un-used lines on the PIA will be strobed to turn on the punch function of a SWTPC AC-30 or equivalent tape interface. (See the PIA Strobing section for more information.) When the punch is completed, a PUNCH OFF (14₁₆) control character will be output and another PIA line will be strobed. User control is then returned to SWTBUG®. To complete the tape making procedure you will have to enter the end of tape command described below.

END OF TAPE COMMAND E

The E command will punch the contents of the program counter (A048-A049) and an S9 to tape. The S9 is decoded by the load routine as an "end of tape" marker. For example, if you wish to save a program that resides from 0000 to 000F and whose starting address is 0005, you would perform the following sequence-

```
$M A002
$A002 FC 00
$A003 3E 00
$A004 A0 00
$A005 49 0F
$A006 4C
```



```

$M A048
$A048 01 00
$A049 03 05
$A04A F4
$P
S11300000A0501001EF023FF01A01B351B37022443
$E
S105A04800050DS9
$
$

```

A048 and A049 are automatically transferred to A002-A005 and punched to tape by the E command. A short delay follows the S9 to allow clean load-ins on cassette tape. Appropriate punch on/off commands are automatically sent.

TAPE LOADER FUNCTION L

The L function is used to load either a MIKBUG® or SWTBUG® formatted program from either paper or cassette tape. To use the L function, first set up the tape in the loading device and type L. As with the punch command, a L function will load from an MP-S or MP-C on I/O port 1 or if selected a MP-C on I/O port 0. A READER ON (1116) control character is output at the beginning of the load and terminal echo is disabled. Again the PIA is strobed for use with a tape interface. When the S9 end of tape marker is read, control will return to SWTBUG®. If a checksum error is detected, a ? will be printed and control will return to SWTBUG®. The load routine verifies that the data being loaded is actually stored in the correct memory locations. If, for some reason, a byte is not stored (bad memory, etc.) the computer will respond with a ?. To abort the load function the RESET switch can be pressed. Before attempting to load a SWTPC binary formatted tape, be sure to read the COMPATIBILITY section.

OPTIONAL PORT COMMAND O (not zero)

The O (not zero) command enables the user to load from or punch to a MP-C control interface plugged on to port 0. To use the O command, type O followed by the desired option P, E or L (punch, end of tape or load). The same rules apply for using the P, E and L functions as described earlier. The O command will not support an ACIA type serial interface on port 0.

NOTE: When using a MP-C interface on port 0, a RESET will not, automatically turn off the reader and punch as is done when installed on port 1. This makes it impossible to create or load a binary formatted tape from an MP-C interface installed on I/O port 0 using existing binary load and punch programs.

SOFTWARE BREAKPOINTS B(addr)

The B command enables the user to enter breakpoints (software interrupts) in a program for debugging purposes. Breakpoints enable a program to be stopped at any point for register examination, memory changing, etc.

To use the breakpoint function, first load in your program and set up A048 and A049 to the starting address of the program. Type B and then enter the address where you want to set the first breakpoint. SWTBUG® will store the data that was at this address and replace it with a 3F (software interrupt). Typing G for Go to User Program will start program execution. When the program reaches the 3F, execution will stop and the processor's registers will be displayed. The B function can be used again to move the breakpoint to a new location—SWTBUG® automatically replaces the data at the old breakpoint location with the original instruction. A G should be used to re-start the program—do not reset A048 and A049—SWTBUG® automatically pulls the restart location from the stack. To remove breakpoints, type B followed by a carriage return. Breakpoints should always be removed in this way after using the breakpoint function. If, while using breakpoints, the system is reset, the correct location on the stack will be lost. After resetting, the program counter addresses (A048, A049) should be re-initialized to the beginning of the program and execution restarted. A

previously set breakpoint will remain and may be changed or removed as described earlier. If, when using the B command, a non-hex value is entered the previous breakpoint will be removed and SWTBUG® control will resume.

There are several things that one must be aware of when using breakpoints to insure proper operation.

- 1.) The breakpoint function uses the same locations as do vectored software interrupts; therefore, vectored software interrupts should not be used with breakpoints.
- 2.) The SWI jump location, A012, will be set to E124 when breakpoints are not in use, as after power up, and will be set to E123 when breakpoints are in use. This location serves as a pointer to tell the computer what to do when a 3F is seen. The RESET button will not re-set this location to the non-breakpoint state. The breakpoint-activated state can **only** be exited by typing B followed by a carriage return. If you are using breakpoints in a program that "bombs out" and you hit the RESET switch, you must clear the present breakpoint before going on to another program. If this is not done before a new program is loaded in, the first time the B command is used one byte of the new program will be replaced by the stored byte from the last program.
- 3.) Do not set a breakpoint to an address where a breakpoint is already set. Doing so will cause the computer to lose the original program data.

DO NOT	THIS IS OK
B 1377	B 1377
G	B 0100
B 1377	B1377
	B carriage return

- 4.) The breakpoint routine uses SWTBUG RAM locations A014-A016; therefore, programs which use these three bytes should not be used in conjunction with breakpoints.

DISK BOOT D

SWTBUG® contains the boot necessary to initialize a SWTPC MF-68 disk system. Typing D will transfer control to the disk operating system, (if attached). If D (is accidentally typed with no disk attached, the reset button must be pressed. Since the disk boot contains no error detection, it may need to be typed more than once to do a boot.

JUMP TO PROM PROGRAM Z

Typing Z will transfer control to a program stored in PROM (if applicable) whose starting address is at C000. Typing Z is the equivalent of typing J C000.

BYTE SEARCH F (high address) (low address) (byte)

The F (find) command will search memory from the specified low address to the high address, inclusive, and will display all memory locations containing the byte specified. For example, to find all memory locations between 0100 and 0200 that contain 8E, the following command should be used: F 020001008E. Note that no spaces may be used between addresses and that the high address goes first.

\$F 020001008E

If a non hex value is entered, SWTBUG control will resume.

VECTORED SOFTWARE INTERRUPTS

Normally when encountering a SWI (3F) instruction, the computer will display the processor's registers and SWTBUG® control will be resumed. If desired, the 3F command can be vectored to anywhere in memory, just like the NMI and IRQ interrupts. To use the vectoring capability simply store the service routine address at location A012 - A013 in the SWTBUG® RAM. When a 3F is encountered, processor control will be transferred to the memory address stored in A012-A013. Note: each time the system is RESET, A012 will be reset to the location of the register dump routine. This means that any program which uses vectored SWI's should set up this location each time it is executed. If the location you wish to vector to is 10D0, for example, the following statements at the beginning of the program will set up the vector correctly:

```
LDX # $10D0    LOAD VECTOR ADDRESS
STX $A012      STORE VECTOR
```

Vectored software interrupts should not be used in conjunction with breakpoints since the breakpoint routine uses locations A012 - A013.

VECTORED INPUT/OUTPUT

If desired, input and output can be vectored to a MP-S or MP-C interface on ports other than #1. Locations A00A - A00B contains the port address that the subroutines INEE and OUTEEE use for inputting and outputting characters. To use vectored input/output your program must store the desired I/O address in A00A - A00B before any I/O is done. Below is a list of I/O address assignments for each port:

PORT	ADDRESS
0	8000
1	8004
2	8008
3	800C
4	8010
5	8014
6	8018
7	801C

The program statements that would set up the correct port would be as follows:

```
LDX # $8018    I/O on port 6
STX $A00A      Store
```

SWTBUG® will look at the port and will self-configure for either a MP-C or MP-S type interface.

NOTE: Any time that SWTBUG®'s control sequence is initiated or when the RESET button is pushed, the I/O address will be reset to port #1. Therefore complete SWTBUG® monitor control cannot be moved to another port.

USING NON-MASKABLE INTERRUPTS

Using non-maskable interrupts is very similar to using vectored software interrupts. A non-maskable interrupt will occur whenever the NMI line on the computer's bus is grounded either through hardware or by an ACIA or PIA. When the NMI is seen, processor control will be transferred to the location stored in A006 and A007. For example if an NMI service routine is desired at location 1000 the following statements should be used at the beginning of your program to set up the correct NMI jump address.

```
LDX # $1000
STX $A006
```

USING MASKABLE (IRQ) INTERRUPTS

Using regular maskable interrupts is the same as using non-maskable interrupts except that when the IRQ line is grounded processor control will jump to the address stored in A000 and A001. The computer will only respond to the interrupt if the processor's interrupt mask bit 1 is 0. A CLI instruction at the beginning of your program will insure this condition.

PIA STROBING

Use of the Control Interface for Read/Punch—On/Off Decoding

SWTBUG® software contains subroutines to send out pulses to unused pins of the PIA integrated circuit on the MP-C serial control interface that can be used for automatic reader/punch controls. These pulses can be used if you are using a SWTPC AC-30 cassette interface and a terminal in which access to the control command decoding is denied.

If you intend to use the read/punch control logic output on the MP-C control interface board, make the following connections from the indicated pins of IC1 on the MP-C control interface board to the specified pins of a twelve pin male connector shell. The connector pinning shown below is correct for a SWTPC AC-30 cassette interface and will need modification for other units. Be sure to make the wires long enough to reach your AC-30 where the connector will be plugged. If you have access to your terminal's 16X baud rate clock, the terminal's clock bus should be broken and the 16X clock IN and OUT lines brought out to the same connector.

MP-C ICI pin 7 (read on)	12 pin male shell female pin	1
MP-C ICI pin 4 (punch on)	12 pin male shell female pin	2
MP-C ICI pin 6 (read off)	12 pin male shell female pin	3
MP-C ICI pin 5 (punch off)	12 pin male shell female pin	4
Terminal's 16X clock OUT	12 pin male shell female pin	5
Terminal's 16X clock IN	12 pin male shell female pin	6
MP-C ground	12 pin male shell female pin	12

These signals are low going pulses and are about 15 microseconds wide. They are not buffered and should drive a maximum of only one standard TTL load.

PIA strobing will work only on SWTBUG®'s L, P and E functions. Strobing is not supported in BASIC and some other SWTPC software.

OPERATING THE MP-A2 PROCESSOR BOARD AT BAUD RATES HIGHER THAN 1200 BAUD

The MP-S Serial Interfaces available for the SWTPC 6800 Computer System are capable of operating at baud rates up to 9600 baud. Although baud rate clocks for 110, 150, 300, 600 and 1200 baud are generated, buffered and fed onto the mother board by IC4 of the MP-A2 board, clocks for additional baud rates are also available from IC4 as well. The table below gives the baud rate and respective output pin number of IC4.

BAUD RATE	MP-A2 IC4 pin
75	9
200	6
1800	15
2400	3
3600	16
4800	2
7200	17
9600	1

To use the selected clock, run an insulated jumper between the specified pin and pin 13 of IC10 on the MP-A2 board. Run another insulated jumper between pin 12 of IC10 and either the UD1 or UD2 bus connections points at the connector edge of the MP-A2 circuit board. IC10 is a low power TTL buffer which must be inserted between the baud rate clock generator and the mother board bus. Since user defined lines UD1 and UD2 are carried on just the 50-pin main board bus and lines UD3 and UD4 are carried on just the 30-pin interface board, it will be necessary to jumper two of the buses together to provide the selected baud rate clock on the interface card bus. Each serial interface card to be operated with the selected baud rate clock will have to be jumpered so its clock is acquired from the selected user defined line rather than one of the five original baud rate clocks already present.

OPERATING THE MP-A PROCESSOR BOARD AT BAUD RATES HIGHER THAN 1200 BAUD

When using the MP-S serial interface with an MP-A processor board, baud rate clocks for up to 9600 baud are available from the baud rate generator on the MP-A processor board. The table below shows the baud rates available and from which pin of IC4 on the MP-A board they are derived. These 16X baud rate clocks are best fed back to the interface boards via the user defined lines provided on the mother board. These baud rates of course are in addition to the 110, 150, 300, 600 and 1200 baud rate clocks already provided on the mother board.

BAUD RATE	MP-A ICA Pin
75	9
200	6
1800	15
2400	3
3600	16
4800	2
7200	17
9600	1

COMPATIBILITY

Although SWTBUG[®] has been written to be as compatible as possible with MIKBUG[®] and with software supplied by SWTPC, it can never be completely MIKBUG[®] compatible. All major subroutines of SWTBUG[®] are address and function compatible with MIKBUG[®], but if you have a program that enters into the middle of a MIKBUG[®] routine for some reason, program modifications will be necessary. The following is a list of the MIKBUG[®] compatible subroutines and strings along with their entry point addresses.

E040	LOAD19	E0C8	OUT 4HS
E047	BADDR	E0CA	OUT2HS
E055	BYTE	E0D0	START
E075	OUTCH	E0E3	CONTRL
E078	INCH	E19C	MCLOFF
E07B	PDATA2	E19D	MCL
E07E	PDATA1	E1AC	INEEE
E0BF	OUT 2H	E1D1	OUTEEE

If any doubt exists as to the compatibility of a particular program, it should be disassembled and any references to memory locations E000-E1FF be verified.

Since SWTBUG[®] is more complex than MIKBUG[®], more RAM area must be used in the 6810 SWTBUG[®] RAM. If vectored software interrupts and breakpoints are not being used, the area from A014 to A033 and from A04A to A07F can be used for small, temporary programs such as memory diagnostics. Note that some programs written for MIKBUG[®] use locations A034 - A036—these locations are not available for use in SWTBUG[®].

LOADING BINARY TAPES THRU SWTBUG[®]

SWTBUG[®] was written to accept the binary formatted tapes supplied by SWTPC. These tapes include 4K BASIC, 8K BASIC, CORES and DESEMBLER. When loading these tapes the following rules must be followed:

- 1.) The tape reading device (AC-30, etc.) must be locked in the read on mode during the binary load.
- 2.) Binary tapes must be loaded in thru port #1, the control port. The optional load from port 0 command is not supported in binary. You may load in ASCII however.
- 3.) When using a PIA type interface to load binary tapes, the unused lines used for reader/punch on/off strobing are not activated.

NOTE: This does not mean that SWTBUG® is equipped with a binary loader—only certain SWTPC binary tapes that contain a special binary loader (in ASCII) will work correctly.

To load the tape simply follow the instructions given for loading an ASCII tape, but keep the reader locked on.

SPECIAL NOTES ON USING AN ACIA AND PROGRAM MODIFICATIONS

Many available 6800 programs written for MIKBUG® assume that a PIA' type MP-C control interface is being used and may address this port directly. When using an ACIA type interface, these references need to be changed. For example, some programs, such as BASIC and CO-RES, poll the PIA periodically to see if a character has been typed in. This is done in order to kick out of a loop or a print sequence. (BASIC uses CTL.C and CO-RES uses CTL.X.) The source statements that do this usually take the following form:

```
B6 8004 LDA A PIAD LOAD A FROM DATA REG.
2B 03 BMI PRINT BRANCH IF NOT CHAR. SEEN
7E XX XX JMP READY or RESTART
PRINT REMAINDER OF SEQUENCE
```

To change to a MP-S serial interface, this code can sometimes be replaced as follows;

```
LDA A PIAD → ASR A SEE IF CHAR. LOADED
BMI PRINT → BCS PRINT BRANCH IF CHAR. INPUT
JMP READY
PRINT REMAINDER OF SEQUENCE
```

Before modifying any programs on your own, you should have a working knowledge of SWTBUG®'s ACIA input routine, ACIA operation, and your particular program. The following is a list of patches to some SWTPC supplied programs.

BLKJAK — SWTPC 6800 Black Jack Program

LOCATION	DATA
0270	7E 064A
0647	7E 026D
064A	B6 E008
064D	27 08
064F	B6 8004
0652	2B F3
0654	7E 0275
0657	B6 8004
065A	47
065B	24EA
065D	20 F5

With the above modifications BLKJAK will be compatible with either an ACIA or PIA type interface.

CO-RES Ver. 1.0 and 1.01 ACIA Modifications


LOCATION	DATA
1682	47
1683	24 02
1685	20 A0

BASIC 8K and 4K up to an including Ver. 2.0 cannot be modified for ACIA operation. Later versions should be purchased.

GENERAL RULES FOR PROGRAM WRITING

Although for a user program to be functional it need only work with the exact system it was written for, following a few simple rules reduces program modifications for 6800 systems using other monitors. Following these rules will make your programs more professional and versatile. Some general guidelines are as follows:

- 1.) Minimize the number of references made to the ROM.
- 2.) Do not use strange, in-between SWTBUG® addresses. Generally only the routines BADDR, BYTE, PDATA1, INHEX, OUT4HS, OUT2HS, CONTRL, INEEE and OUTEEE should be used.
- 3.) For large programs, vector I/O through a jump instruction for ease of change to match other I/O packages. Example:

DON'T	DO	
JSR INEEE	JSR INPUT	
}	}	
JSR INEEE	JSR INPUT	
}	}	
JSR INEEE	JSR INPUT	INPUT: JMP INEEE

- 4.) Try not to use the SWTBUG® RAM any more than necessary. With the exception of using it as stack storage and memory diagnostics, there is no real reason to use the SWTBUG® RAM area.
- 5.) Define the stack area at the beginning of the program. Example: Start LDS #A042. Relocating the stack location to A042 at the beginning of each of your programs will prevent you from having to reload the program counter addresses A048 and A049 each time you RESET and restart your program.
- 6.) Most programs should have a provision for exiting them without hitting the RESET button. A jump to CONTRL (7E E0E3) instruction in your program will cause SWTBUG® control to resume when executed.

MEMORY DIAGNOSTICS

The earlier memory diagnostics ROBIT, MEMCON and CDAT supplied by SWTPC were compatible only with MIKBUG®. The new versions ROBIT 2, MEMCON 3 and CDAT 2 are compatible with both MIKBUG® and SWTBUG®.

PROGRAM DESCRIPTION

Although the source listing of SWTBUG® is well commented, the following subroutine by subroutine description should be of use to those who wish to gain the maximum advantage of its routines.

TEMPORARY STORAGE LOCATIONS

- | | |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IRQ (A000) | This location is used by the standard IRQ interrupt request feature. When an interrupt is generated, processor control will jump to the location stored in IRQ. |
| BEGA (A002) | This location is where the beginning address is stored for the punch and end of tape routines. |
| ENDA (A004) | This location is where the ending address is stored for the punch and end of tape routines. It is also used by the byte search routine. |
| NMI (A006) | NMI is used by the non-maskable interrupt (NMI) function. When an NMI is generated, processor control will jump to the location stored in NMI. |

SP (A008)	Temporary storage location for the stack pointer. SP is used in the register dump subroutines and by the breakpoint function.
PORADD (A00A)	This location contains the port address used for SWTBUG [®] 's I/O routines.
PORECH (A00C)	This byte tells SWTBUG [®] 's input routines whether or not to echo.
XHI (A00D)	Temporary index register storage used by numerous routines.
XLOW (A00E)	Temporary index register storage used by numerous routines.
XTEMP (A010)	Temporary index register storage for input and output routines.
SWIJMP (A012)	When a SWI instruction is encountered, processor control will transfer to the location stored in SWIJMP.
BKPT (A014)	Temporary breakpoint address storage.
BKLST (A016)	Temporary data storage for the breakpoint routine.
TW (A044)	Temporary storage location for load/punch.
TEMP (A046)	Temporary storage location for punch and load.
BYTECT (A047)	Temporary storage location for load/punch.

SWTBUG[®] SUBROUTINE AND TEXT STRING DESCRIPTION

IRQV (E000)	This is the entry point for regular IRQ interrupts. Processor control is given to the service routine whose address is stored in IRQ.
JUMP (E005)	This is the service routine for the J command. BADDR is used to input the address and a jump then occurs to the correct address.
CURSOR (E009)	Home-up and erase to end of frame characters for CT 1024.
LOAD (E00C)	Load is the ASCII loading routine. Load uses a number of other SWTBUG [®] subroutines.
BADDR (E047)	BADDR is a subroutine to input a 4-digit hexadecimal number, such as 137D, from the control terminal. BADDR uses the subroutines BYTE, INCH and IN-HEX and uses temporary storage locations XHI, XLOW, CKSM, both accumulators and the index register. When BADDR is called it will look for four hex numbers to be entered from the terminal. If a non-hex value, such as H, is entered, SWTBUG [®] control will resume. If all characters entered are valid hex, the results will be stored in XHI, XLOW and the index register. Accumulator A will contain of XLOW. If 137D is entered the results will be as follows-

ACC A	7D
ACC B	CKSM
IXR	137 D
XHI	13
XLOW	7D

CKSM and ACC B are used internally to generate a check sum for the PUNCH routine.

BYTE (E055) BYTE is similar to BADDR, but inputs only two hex characters from the terminal to generate one 8-bit byte equivalent. BYTE uses the subroutines INHEX and INCH, temporary storage locations CKSM and both accumulators. If a non-hex value is entered, SWTBUG® control will resume. When BYTE is called as a subroutine, the computer will wait for two hex characters to be entered thru the control port. If a 3C is entered, the results will be as follows:

ACC A	3C
ACC B	CKSM
IXR	UNCHANGED
CKSM	Prior CKSM + check sum generated inside BYTE

OUTH1 (E067) These subroutines are used by OUT2HS and OUT4HS to output hexadecimal numbers.
OUTHR (E06B)

OUTEEE,
OUTCH
OUTEE1
(E1D1) This is the character output routine used by PDATA1, OUT4HS, OUT2HS and most programs written for SWTBUG®/MIKBUG® to output one character from the computer to the control port (I/O # 1). OUTEEE, OUTCH and OUTEE1 are all functional equivalents—OUTEE1 is the main output routine with OUTCH and OUTEEE being jumps to OUTEE1. When using this routine, OUTEEE (E1D1) could be used to maintain compatibility with MIKBUG® systems.

To use OUTEEE the character to be output should be placed in the A accumulator in its ASCII form. To output the letter A on the control terminal, the following program could be used.

LDA	A#\$41
JSR	OUTEEE

The processor's registers are affected as follows.

ACC A	changed internally
ACC B	not affected
IXR	not affected

OUTEEE is an 8-bit output routine and does not generate a parity bit.

INEEE,
INCH,
INEEE 1
(E1AC) The locations are all functionally equivalent to SWTBUG®'s character input routine. This routine will look for one character from the control terminal (I/O # 1) and store it in the A accumulator. Once called, INEEE will loop within itself until a character has been input. Anytime input is desired, the call JSR INEEE should be used.

INEEE automatically sets the 8th bit to 0 and does not check for parity.

When using INEEE the processor's registers are affected as follows:

ACC A	loaded with the character input from the terminal
ACC B	not affected
IXR	not affected

INCH8 (E1F6) INCH8 is functionally the same as INEEE except that the 8th bit is not set to 0. This subroutine should be used whenever full 8-bit input is desired, such as in binary loader programs.

INHEX (E0AA) INHEX is the subroutine used by BYTE and BADDR that will input one hexadecimal character from the control terminal. If a non-hex character is entered, SWTBUG® control will resume. If a hex character, such as an E is entered, the results will be as follows:

ACC A	0E
ACC B	not affected
IXR	not affected

PDATA1 (E07E) PDATA1 is the subroutine used to output a string of text on the control terminal. PDATA1 will start outputting data that is pointed to by the index register and will continue until a 04 is seen. For example, if you wanted to print HELLO on the terminal the following could be used.

```

                                ORG $100
START LDX # TEXT
      JSR PDATA1
      JMP CONTRL
TEXT  FCB $0D, $0A
      FCC /HELLO/
      FCB 4
      END

```

The accumulator and register status after using PDATA1 is as follows:

ACC A	Changed during the operation
ACC B	UNCHANGED
IXR	Contains the memory location of the 04

CHANGE (E088) CHANGE is SWTBUG®'s memory examine and change function. Change uses a number of other SWTBUG® subroutines.

OUT4HS (E0C8) OUT4HS is used to output a four-digit (16-bit) hexadecimal number onto the control terminal. The address of the most significant byte to be output should be loaded into the index register before calling OUT4HS. For example, to output the 16-bit hex number stored in memory locations 1000 and 1001 whose most significant byte is in 1000 while the least significant byte is in 1001 the following sequence should be used:

```

LDX # $1000
JSR OUT4HS

```

If location 1000 contained a hex 3C and 1001 contained a hex 0B, an ASCII, 3C0B would be displayed on the screen when OUT4HS is called. Remember memory data is handled in hex but must be output as ASCII characters which have a different hex value than those stored in the computer's memory. The registers are affected as follows:

ACC A	changed during the operation
ACC B	unchanged
IXR	Incremented by two. (1002 in this example)

OUT2HS (E0CA) OUT2HS is similar to OUT4HS, but outputs only two hex characters (one byte). For example, to display the byte stored at 2000 the following sequence would be used:

```

LDX # $2000
JSR OUT2HS

```

An ASCII 6C would be output to the control terminal if location 2000 contained a hex 6C. The registers are affected as follows:

ACC A	changed in the operation
ACC B	unchanged
IXR	Incremented by one (2001 in this example)

OUTS (E0CC) OUTS is a subroutine that outputs one space to the control terminal.

START (E0D0) START is the beginning of a sequence of steps that initialize the system during power up or reset. First, the stack pointer is set to be A042 and is stored in SP. Next, an FF is stored in location A043. This sets the interrupt mask bit in the stack so that when a G command is given the processor will not respond to

interrupts until told to do so. The type of port being used (ACIA or PIA) is then determined by initializing it as a PIA and looking to see if this worked. If not, an ACIA is assumed and the proper ACIA initialization routine, AL2, is selected. The program then goes to CONTRL sequence.

- CONTRL (E0E3) This MIKBUG[®] equivalent sequence again resets the stack to A042. PORECH is cleared to enable echo and the subroutine SAVGET is selected to get the correct port number and type. Next, the routines PNCHOF and RDOFF generate punch and reader off commands. A carriage return, line feed, erase to end of line (1516) and a \$ is then output to the control terminal. At this point SWTBUG[®] is ready for command input.
- SFE1 (E124) SFE1 is the entry point for non user-vectored software interrupt instructions. If vectored software interrupts are selected, a jump is executed to the proper location. If breakpoints are in use the stack pointer is not changed, the processor's registers are displayed and SWTBUG[®] is instructed to look for the next command. If neither breakpoints or vectored software interrupts are selected a register dump occurs and the CONTRL sequence is initiated.
- PRINT (E130) PRINT is the routine that actually does the dumping of the processor's registers.
- LOOK (E173) LOOK is the routine that inputs a character from the terminal and jumps to the appropriate location in SWTBUG[®] if it is a valid command.
- SFE (E18B) Entry point for software interrupt instructions.
- S9 (E190) S and 9 string for the end of tape routine.
- MTAPE1 (E193) This is the character string containing a carriage return, line feed, erase to end of line, four nulls, a S1 for tape control and 04 for PDATA1 control.
- MCL (E19D) This string contains a carriage return, line feed, three nulls, a \$ and a 04 for PDATA1 control.
- E1A5 (E1A5) E1A5 is a special entry location which is used by the binary load routine on some SWTPC binary tapes.
- NMIV (E1A7) This routine fetches the correct jump location for a NMI.
- SEARCH (E1AE) Byte searching routine.
- GOTO (E1D0) GOTO contains the RTI instruction that is used by the G command to execute a user program.
- SAVGET (E1D3) This routine saves the index register in XTEMP and tests for the appropriate interface location and type. The index register is then loaded with the address of this interface.
- ISACIA (E1D9) ISACIA is the routine that sees if an ACIA or PIA is present.
- BILD (E1F3) BILD is a special sequence of increment stack pointer instructions used only by the binary loader on some SWTPC binary tapes.
- ACIAIN (E1FF) This is the ACIA input routine. PORECH is polled for the desired echo/don't condition. The character in the A accumulator is then output, the index regis-

ter and B accumulator restored and an RTS instruction executed by the RES routine.

- ACIOUT (E212) This is the ACIA output routine which outputs the character in the A accumulator, and recovers the B accumulator and index register.
- IN1 (E223) IN1 is the PIA input routine which inputs a character from the control terminal and stores it in the A accumulator. The correct echo/non echo condition is selected and the B accumulator and index register are restored.
- IOUT (E240) IOUT is the PIA output routine which outputs the character in the A accumulator.
- OPTL (E269) OPTL is the service routine that sets up PORECH for I/O on port 0. The appropriate command P, E or L is then selected.
- PIAECH (E27D) This routine disables the echo on a PIA type interface.
- PIAINI (E284) This routine is used to initialize PIA type interfaces.
- DELAY (E202) DELAY is a general purpose delay loop. If desired, the index register can be pre-loaded with a number other than FFFF for shorter delays. The entry point in this case is DELAY1 (E2C5).
- CLEAR (E2CC) This routine generates a home up, erase to end of frame command for SWTPC CT 1024 and similar terminal systems.
- BREAK (E2D9) BREAK is the routine that is used to enter software breakpoints. First, the address is input by BADDR. If breakpoints were previously in use the data is replaced at the previous breakpoint address and the new breakpoint is inserted.
- PNCHS9 (E31E) This routine selects A048 and A049 as the beginning and ending address for the punch routine and punches their contents. A S9 is then punched to tape followed by a short delay.
- RDON (E334) These subroutines are used to turn a reader/punch on and off. At the beginning of each routine the A accumulator is loaded with the ASCII value of the particular function that is normally decoded by a Teletype® or other terminal system. The B accumulator is then loaded with a special bit pattern that will cause a predetermined line to be toggled on PIA type interfaces. ACC A is then output using OUTEEE and if a PIA type interface is being used the proper PIA line is strobed by the STROBE routine. The proper line is determined by the contents of ACC B. The subroutine RDON also clears the location PORECH and re-configures PIA type interfaces to be sure that the echo function of the character input routine is disabled. Both accumulators and the index register are used and are not retained.

ACC A	ACC B	FUNCTION
11	20	Reader ON
13	10	Reader OFF
12	04	Punch ON
14	08	Punch OFF

- STROBE (E357) This is the routine that actually generates the pulses on the un-used lines of a PIA type interface for reader/punch control.
- PUNCH (E376) PUNCH is the ASCII punching routine of SWTBUG®. PUNCH consists of several parts and uses various SWTBUG® subroutines.
- TABLE (E3D1) This is the command table used by the lookup routine. The table is arranged in three byte blocks. The first byte is the ASCII value of the command. The next two bytes are the address of the routine that will service the command.

SWTBUG® is a registered trademark of Southwest Technical Products Corp.

MIKBUG® is a registered trademark of Motorola Inc.

Teletype® is a registered trademark of Teletype Corp.

PAGE	001	SWTBUG	NAM	SWTBUG	PAGE	002	SWTBUG	READER ON, DIS ECHO, GET P#
00010			*	VERSION 1.00	00120	E00C BD E334	LOAD	
00020					00530	E00F 8D 67	INCH	
00040					00540	E011 81 53	CMF A	
00050					00550	E013 26 FA	BNE	1ST CHAR NOT S
00060					00560	E015 8D 61	BSR	READ CHAR
00070					00570	E017 81 39	CMF A	
00080					00580	E019 27 29	BEQ	
00090					00590	E01B 81 31	CMF A	
00100					00600	E01D 26 F0	BNE	2ND CHAR NOT 1
00110					00610	E01F 7F A00F	CLR	ZERO CHECKSUM
					00620	E022 8D 31	BSR	READ BYTE
					00630	E024 80 02	SUB A #2	
					00640	E026 B7 A047	STA A BYTCT	BYTE COUNT
					00650	E029 8D 1C	*BUILD ADDRESS	
					00660	E02B 8D 28	BSR	
					00670	E02D 7A A047	*STORE DATA	
					00680	E030 27 09	DEC	
					00690	E032 A7 00	BEQ	
					00700	E034 A1 00	STA A	ZERO BYTE COUNT
					00710	E036 26 08	CMF A	STORE DATA
					00720	E038 08	BSR	DATA STORED?
					00730	E039 20 F0	INX	
					00740	E03B 7C A00F	BRA	
					00750	E03E 27 CF	INC	
					00760	E040 86 3F	BEQ	
					00770	E042 8D 31	LDX	
					00780	E044 7E E2D4	OUTCH	
					00790	E046 8D 31	BSR	
					00800	E048 7E E2D4	RDOFF1	
					00810	E04A 7E E2D4	*BUILD ADDRESS	
					00820	E04C 7E E2D4	BADR	
					00830	E04E 7E E2D4	BSR	READ 2 FRAMES
					00840	E04F 7E E2D4	STA A	
					00850	E050 7E E2D4	BSR	
					00860	E051 7E E2D4	STA A	
					00870	E052 7E E2D4	LDX	
					00880	E053 7E E2D4	RDS	LOAD 1XR WITH NUMBER
					00900	E055 8D 53	*INPUT BYTE (TWO FRAMES)	
					00910	E057 48	BSR	GET HEX CHAR
					00920	E058 48	ASL A	
					00930	E059 48	ASL A	
					00940	E05A 48	ASL A	
					00950	E05B 16	TAB	
					00960	E05C 8D 4C	BSR	
					00970	E05E 1B	ABA	
					00980	E05F 16	TAB	
					00990	E060 FB A00F	ADD B	
					01000	E063 F7 A00F	STA B	
					01010	E066 39	RDS	
					01020	E067 44	OUTHL	
					01030	E068 44	LSR A	OUT HEX LEFT BCD DIGIT
					01040	E069 44	LSR A	
					01050	E06A 44	LSR A	


```

01060 E069 44      LSR A
01070 E06A 44      LSR A
01080 E06B 84 0F   OUTHR AND A  #F
01090 E06D 8B 30   ADD A  #30
01100 E06F 81 39   CMP A  #39
01110 E071 23 02   BLS OUTCH
01120 E073 8B 07   ADD A  #7

01140              *OUTPUT ONE CHAR
01150 E075 7E E1D1 OUTCH JMP OUTEEE
01160 E078 7E E1AC INCH JMP INEEE

```

```

01180              *PRINT DATA POINTED TO BY X REG
01190 E07B 8D F8   PDATA2 BSR OUTCH
01200 E07D 08      INX
01210 E07E A6 00   PDATA1 LDA A  O,X
01220 E080 81 04   CMP A  #4
01230 E082 26 F7   BNE PDATA2
01240 E084 39      RTS

```

```

01260 E085 7E E14A C1 JMP SWCTCL

01280              *MEMORY EXAMINE AND CHANGE
01290 E088 8D BD   CHANGE BSR BADDR
01300 E08A CE E19D CHA51 LDX #MCL
01310 E08D 8D EF   BSR PDATA1
01320 E08F CE A0DD LDX #XHI
01330 E092 8D 34   BSR OUT4HS
01340 E094 FE A0DD LDX XHI
01350 E097 8D 31   BSR OUT2HS
01360 E099 8D 31   BSR OUTS
01370 E09B 8D DB   ANOTH INCH
01380 E09D 81 20   CMP A  #20
01390 E09F 27 FA   BEQ ANOTH
01400 E0A1 81 0D   CMP A  #D
01410 E0A3 27 E0   BEQ C1
01420 E0A5 81 5E   CMP A  #^
01430 E0A7 20 2C   BRA AL3
01440 E0A9 01      NOP

```

```

01460              *INPUT HEX CHARACTER
01470 E0AA 8D CC   INHEX BSR INCH
01480 E0AC 80 30   INHEX1 SUB A  #30
01490 E0AE 2B 4C   BMI C3
01500 E0B0 81 09   CMP A  #9
01510 E0B2 2F 0A   BLE IN1HG
01520 E0B4 81 11   CMP A  #11
01530 E0B6 2B 44   BMI C3
01540 E0B8 81 16   CMP A  #16
01550 E0BA 2E 40   BGT C3
01560 E0BC 80 07   SUB A  #7
01570 E0BE 39      IN1HG RTS

01590 E0BF A6 00   OUT2H LDA A  O,X

```

OUT HEX RIGHT BCD DIGIT

STOP ON HEX 04

UP ARROW?
BRANCH FOR ADJUSTMENTNOT HEX
NOT HEX

OUTPUT 2 HEX CHAR

```

01600 E0C1 8D A4   OUT2HA BSR OUTLH
01610 E0C3 A6 00   LDA A  O,X
01620 E0C5 08      INX
01630 E0C6 20 A3   BRA OUTHR
01650 E0C8 8D F5   OUT4HS BSR OUT2H
01660 E0CA 8D F3   OUT2HS BSR OUT2H
01680 E0CC 86 20   OUTS LDA A  #20
01690 E0CE 20 A5   BRA OUTCH

```

```

01710              *ENTER POWER ON SEQUENCE
01720 E0D0 8E A042 START LDS #STACK
01730 E0D3 20 2C   BRA AL1

```

```

01750              *****
01760              *PART OF MEMORY EXAMINE AND CHANGE
01770 E0D5 26 07   AL3 BNE SK1
01780 E0D7 09      DEX
01790 E0D8 09      DEX
01800 E0D9 FF A0DD STX XHI
01810 E0DC 20 AC   BRA CHA51
01820 E0DE FF A0DD SK1 STX XHI
01830 E0E1 20 02   BRA AL4

```

```

01850 E0E3 20 6D   EOE3 BRA CONTRL

```

```

01870 E0E5 81 30   AL4 CMP A  #30
01880 E0E7 25 A1   BCS CHA51
01890 E0E9 81 46   CMP A  #46
01900 E0EB 22 9D   BHI CHA51
01910 E0ED 8D BD   BSR INHEX1
01920 E0EF BD E057 JSR BYTE1
01930 E0F2 09      DEX
01940 E0F3 A7 00   STA A  O,X
01950 E0F5 A1 00   CMP A  O,X
01960 E0F7 27 91   BEQ CHA51
01970 E0F9 7E E040 JMP LOAD19
01980 E0FC BE A008 C3 LDS SP
01990 E0FF 20 49   BRA SWCTCL
02000

```

```

02020              *****
02030              *CONTINUE POWER UP SEQUENCE
02040 E101 BF A008 AL1 STS SP
02050 E104 86 FF   LDA A  #FF
02060 E106 BD E308 JSR SWSET
02070 E109 CE 8004 LDX #CTLFOR
02080 E10C BD E284 JSR PIAINI
02090 E10F A6 00   LDA A  O,X
02100 E111 A1 02   CMP A  2,X
02110 E113 20 02   BRA AL2

```

```

*CONFIGURE FOR PIA AND SEE IF OK

```

```

*INIT TARGET STACK PTR

```

```

*CTLFOR

```

```

*PIAINI

```

```

*INIT PIA

```

```

*2,X

```

```

*AL2

```



```

02130 E115 20 19 E115 BRA PRINT
02150 E117 26 39 AL2 BNE CONTRL
02170 E119 86 03 *INITIALIZE AS ACIA
02180 E119 86 03 LDA A #3
02190 E118 A7 00 STA A 0,X
02200 E11D 86 11 LDA A #11
02210 E11F A7 00 STA A 0,X
02220 E121 20 2F BRA CONTRL

```

*ENTER FROM SOFTWARE INTERRUPT

```

02240 SFO NOP
02250 E123 01 SFE1 STS SP
02260 E124 BF A008 *DECREMENT P COUNTER
02270 TSX
02280 E127 30 TST 6,X
02290 E128 6D 06 BNE ++4
02300 E12A 26 02 DEC 5,X
02310 E12C 6A 05 DEC 6,X
02320 E12E 6A 06 *PRINT CONTENTS OF STACK
02330 PRINT LDX #MCL
02340 E130 CE E19D JSR FDATA1
02350 E133 BD E07E LDX SP
02360 E136 FE A008 INX
02370 E139 08 BSR
02380 E13A 8D 8E BSR
02390 E13C 8D 8C BSR
02400 E13E 8D 8A BSR
02410 E140 8D 86 BSR
02420 E142 8D 84 BSR
02430 E144 CE A008 LDX #SP
02440 E147 BD E0C8 JSR
02450 E14A FE A012 SWTCTL LDX
02460 E14D 8C E123 CPX #SFO
02470 E150 27 19 BEQ CONTR1

```

21

```

02490 E152 8E A042 CONTRL LDS
02500 E155 CE 8004 LDX
02510 E158 FF A00A STX
02520 E15B 7F A00C CLR
02530 E15E 8D 73 BSR
02540 E160 27 03 BEQ
02550 E162 BD E27D JSR
02560 E165 BD E353 POF1 JSR
02570 E168 BD E347 JSR
02580 E16B CE E19C CONTR1 LDX
02590 E16E BD E07E JSR
02600 E171 8D 39 BSR

```

*COMMAND LOOKUP ROUTINE

```

02620 E173 CE E3D1 LOOK LDX #TABLE
02630 E176 A1 00 CMP A 0,X
02640 E178 26 07 BNE SK3
02660 E17A BD E0CC JSR OUTS

```

SKIP SPACE

```

02670 E17D EE 01 LDX 1,X
02680 E17F 6E 00 JMP 0,X
02690 E181 08 INX
02700 E182 08 INX
02710 E183 08 INX
02720 E184 8C E3F8 CPX
02730 E187 26 ED BNE
02740 E189 20 BF SWTCTL1 BRA

```

#TABEND+3

*SOFTWARE INTERRUPT ENTRY POINT

```

02760 LDX SWI JMP JUMP TO VECTORED SOFTWARE INT
02770 E18B FE A012 SFE
02780 E18E 6E 00 JMP 0,X

```

S9 FCB 'S,'9,4 END OF TAPE

```

02800 E190 53
02810 E191 39
02820 E192 04
02830 E193 0D
02840 E194 0A
02850 E195 15
02860 E196 00
02870 E197 00
02880 E198 00
02890 E199 53
02900 E19A 31
02910 E19B 04

```

```

02850 E19C 13 MCLOFF FCB $13
02860 E19D 0D MCL FCB $D,$A,$15,0,0,0,'S,'1,4 PUNCH FORMAT
02870 E19E 0A
02880 E19F 15
02890 E1A0 00
02900 E1A1 00
02910 E1A2 00
02920 E1A3 24
02930 E1A4 04

```

E1A5 BRA BILD BINARY LOADER INPUT

```

02920 E1A7 FE A006 *NMI SEQUENCE
02930 E1A8 00 NMIV LDX NMI
02940 E1AA 6E 00 JMP 0,X
02950 E1AB 00
02960 E1AC 20 40 INEE1 BRA INEE1
02970 E1AD 00
02980 E1AE 8D E047 *BYTE SEARCH ROUTINE
02990 E1AF FF A004 BADDR JSR
03000 E1B1 FF A004 ENDA STX
03010 E1B4 BD E047 BADDR JSR
03020 E1B7 BD E055 GET BOTTOM ADDRESS
03030 E1B9 BD E055 GET BYTE TO SEARCH FOR

```

```

02990 E1AE 8D E047 GET TOP ADDRESS
03000 E1B1 FF A004 ENDA STX
03010 E1B4 BD E047 BADDR JSR
03020 E1B7 BD E055 GET BOTTOM ADDRESS
03030 E1B9 BD E055 GET BYTE TO SEARCH FOR

```


03030 E1BA 16
 03040 E1BB A6 00 OVE
 03050 E1BD FF A00D
 03060 E1C0 11
 03070 E1C1 27 02
 03080 E1C3 20 21
 03090 E1C5 CE E19D PNT
 03100 E1C8 BD E07E
 03110 E1CB CE A00D
 03120 E1CE 20 10
 03130

TAB
 LDA A O, X
 STX XHI
 CBA
 BEQ
 BRA
 INCR1
 #MCL
 JSR PDATA1
 LDX #XHI
 BRA SKPO

 *GO TO USER PROGRAM ROUTINE
 GOTO RTI
 OUTEEE BRA OUTEE1

 *SAVE IXR AND LOAD IXR WITH CORRECT
 *PORT NUMBER AND TEST FOR TYPE
 STORE INDEX REGISTER

03230 E1D3 FF A010 SAVGET STX XTEMP PORADD
 03240 E1D6 FE A00A GETPT1 LDX ISACIA PSH B
 03250 E1D9 37
 03260 E1DA E6 01 LDA B 1, X
 03270 E1DC E1 03 CMP B 3, X
 03280 E1DE 33 PUL B
 03290 E1DF 39 RTS
 03300

 *CONTINUATION OF SEARCH ROUTINE
 SKPO JSR OUT4HS
 LDX XHI
 INCR1 CPX ENDA
 BEQ SWTL1
 INX
 BRA OVE

INEEE1 BSR INCHS INPUT 8 BIT CHARACTER
 AND A #20111111 GET RID OF PARITY BIT
 RTS

BILD INS
 INS
 INS
 INS

 *INPUT ONE CHAR INTO ACC A
 INCH8 PSH B
 BSR SAVGET
 BNE IN1
 LDA A #15
 STA A O, X
 ACIAIN LDA A O, X
 ASR A
 BCC

NOT READY

03570 E204 A6 01
 03580 E206 F6 A00C
 03590 E209 27 07
 03600 E20B 20 11

LDA A 1, X
 LDA B PORECH
 BEQ ACIOU1
 BRA RES

LOAD CHAR
 ECHO
 DON'T ECHO

*OUTPUT ONE CHARACTER
 OUTEE1 PSH B
 BSR SAVGET
 BNE IOUT

03620
 03630 E20D 37
 03640 E20E 8D C3
 03650 E210 26 2E

ACIOU1 LDA B #11
 STA B O, X
 ACIOU1 LDA B O, X
 ASR B
 ASR B

03670 E212 C6 11
 03680 E214 E7 00
 03690 E216 E6 00
 03700 E218 57
 03710 E219 57
 03720 E21A 24 FA
 03730 E21C A7 01
 03740 E21E 33
 03750 E21F FE A010
 03760 E222 39

ACIOU1
 STA A 1, X
 PUL B
 LDX XTEMP
 RTS

ACIA NOT READY
 OUTPUT CHARACTER
 RESTORE ACC B

*PIA INPUT ROUTINE
 IN1 LDA A O, X
 BMI IN1
 BSR DDL
 LDA B #4
 STA B 2, X
 ASL B
 BSR DEL
 SEC
 ROL O, X
 ROR A
 DEC B
 BNE IN3
 BSR DEL
 LDA B PORECH
 BEQ IOUT2
 BRA RES

LOOK FOR START BIT
 DELAY HALF BIT TIME
 SET DEL FOR FULL BIT TIME
 SET UP CNTR WITH 8
 WAIT ONE CHAR TIME

IN3
 IN3
 IN3

WAIT FOR STOP BIT
 IS ECHO DESIRED?
 ECHO
 RESTORE IXR, ACCB

DELAY ONE HALF BIT TIME
 SET UP COUNTER
 SET START BIT
 START TIMER
 DELAY ONE BIT TIME
 PUT OUT ONE DATA BIT

*PIA OUTPUT ROUTINE
 IOUT BSR DDL1
 LDA B #1A
 DEC O, X
 BSR DE
 OUT1 DEL
 STA A O, X
 SEC
 ROR A
 DEC B
 BNE OUT1
 LDA B 2, X
 ASL B
 BPL RES
 BSR DEL
 BRA RES

SHIFT IN NEXT BIT
 DECREMENT COUNTER
 TEST FOR 0
 TEST FOR STOP BITS
 SHIFT BIT TO SIGN
 BRA FOR 1 STOP BIT
 DELAY FOR STOP BITS


```

04110 E25A 6D 02 DEL TST 2,X
04120 E25C 2A FC BPL DEL
04130 E25E 6C 02 DE 2,X
04140 E260 6A 02 DEC 2,X
04150 E262 39 RTS

04170 E263 6F 02 DDL CLR 2,X
04180 E265 8D F7 DDL1 BSR DE
04190 E267 20 F1 DEL BRA DEL

*OPTIONAL PORT ROUTINE
04220 BSR INEE1
04230 E269 8D 83 OPTL TAB
04240 E26B 16 CLR
04250 E26C 7F A00B PORADD+1 SET I/O ADDRESS FOR $8000
04260 E26F FE A00A LDH PORADD
04270 E272 8D 10 BSR PIAINI INITIALIZE PIA
04280 E274 8D 07 BSR PIAECH SET ECHO
04290 E276 CE E3EF LDH #TABLE1 P, L OR E
04300 E279 17 TBA
04310 E27A 7E E176 JMP OVER LOOK AT TABLE FOR E, L OR P

```

SET DDR

```

04330 E27D 86 34 PIAECH LDA A #34
04340 E27F A7 03 STA A 3,X
04350 E281 A7 02 STA A 2,X
04360 E283 39 NOOPT RTS

```

*PIA INITIALIZATION ROUTINE

```

PIAINI INC 0,X SET DDR
04380
04390 E284 6C 00 LDH #7
04400 E286 86 07 LDA A #7
04410 E288 A7 01 STA A 1,X
04420 E28A 6C 00 INC 0,X
04430 E28C A7 02 STA A 2,X
04440 E28E 39 RTS

```

*MINIFLOPPY DISK BOOT

```

04460
04470 E28F 7F 8014 DISK CLR $8014
04480 E292 8D 2E BSR DELAY
04490 E294 C6 0B LDA B #50B
04500 E296 8D 25 BSR RETT2
04510 E298 E6 04 LDH #1
04520 E29A C5 01 BIT B #1
04530 E29C 26 FA BNE LOOP1
04540 E29E 6F 06 CLR 6,X
04550 E2A0 8D 1D BSR RETURN
04560 E2A2 C6 9C LDA B #9C
04570 E2A4 8D 17 BSR RETT2
04580 E2A6 CE 2400 LDH #2400
04590 E2A9 C5 02 BIT B #2
04600 E2AB 27 06 BEQ LOOP3
04610 E2AD E6 801B LDA A #801B
04620 E2B0 A7 00 STA A 0,X
04630 E2B2 08 INX
04640 E2B3 F6 8018 LDH #8018

```

```

04650 E2B6 C5 01 BIT B #1
04660 E2B8 26 EF BNE LOOP2
04670 E2BA 7E 2400 JMP $2400
04680 E2BD E7 04 RETT2 STA B 4,X
04690 E2BF 8D 00 RETURN BSR RETT1
04700 E2C1 39 RETT1 RTS

```

*GENERAL PURPOSE DELAY LOOP

```

04720
04730 E2C2 CE FFFF DELAY LDH #FFFF
04740 E2C5 09 DELAY1 DEX
04750 E2C6 8C 8014 CPX #8014 STOP AT 8014
04760 E2C9 26 FA DUM BNE DELAY1
04770 E2CB 39 RTS

```

*CLRAR SCREEN FOR CT-1024 TYPE TERMINALS

```

04800
04810 E2CC CE E009 CLEAR LDH #CURSOR
04820 E2CF BD E07E JSR PDATA1
04830 E2D2 8D F1 BSR DELAY1 DELAY
04840 E2D4 BD E347 RDOFF1 JSR RDOFF
04850 E2D7 20 58 BRA C4

```

*BREAKPOINT ENTERING ROUTINE

```

04870
04880 E2D9 CE E123 BREAK LDH #SFO
04890 E2DC BC A012 CFX SWI JMP BREAKPOINTS ALREADY IN USE?
04900 E2DF 27 1A BEQ INUSE
04910 E2E1 08 INX
04920 E2E2 8D 32 BREAKO BSR STO1
04930 E2E4 BD E047 JSR BADDR
04940 E2E7 FF A014 STX BKPT
04950 E2EA A6 00 LDA A 0,X
04960 E2EC B7 A016 STA A BKLT
04970 E2EF 86 3F LDA A #3F
04980 E2F1 A7 00 STA A 0,X
04990 E2F3 CE E123 LDH #SFO
05000 E2F6 8D 1E BSR STO1
05010 E2F8 7E E16B JMP CONTR1
05020 E2FB FE A014 INUSE LDH BKPT
05030 E2FE B6 A016 LDA A BKLT
05040 E301 A7 00 STA A 0,X
05050 E303 CE E124 LDH #SFE1
05060 E306 20 DA BRA BREAKO

```

FIX POWER UP INTERRUPT

```

05080 E308 B7 A043 SWISET STA A STACK+1
05090 E30B FE A012 LDH SWI JMP
05100 E30E 8C E123 CFX #SFO
05110 E311 27 06 BEQ STORTN
05120 E313 CE E124 STO STX #SFE1
05130 E316 FF A012 STX STX SWI JMP
05140 E319 39 STORTN RTS
05160 E31A 8D 5A PUNCH1 BSR PUNCH
05170 E31C 20 0F BRA POF C4

```


0011100

PAGE 011 SWTBUG

PAGE 012 SWTBUG

*FORMAT END OF TAPE WITH PGM. CTR. AND S9

05190 E31E CE A049
 05200 E321 FF A004
 05210 E321 FF A004
 05220 E324 09
 05230 E325 8D 52
 05240 E327 CE E190
 05250 E32A 8D E07E
 05260 E32D 8D 24
 05270 E32F 8D 91
 05280 E331 7E E152 C4

PNCHS9 LDX
 STX
 DEX
 BSR
 LDX
 JSR
 BSR
 JMP

1010 A
 1011
 1100

DISABLE ECHO FOR ACIA

COM
 LDA A #11
 LDA B #20
 BSR
 JSR
 BEQ
 LDA A #3C
 STA A 3.X
 RTS

RON CHAR,
STROBE CHAR

CHECK TO SEE IF PIA

DISABLE PIA ECHO IF PIA

RTNN

RDOFF
 LDA A #13
 LDA B #10
 BRA
 STROBE

TURN READER OFF

PNCHON

LDA A #12
 LDA B #4
 BRA
 STROBE

*PIA STROBING ROUTINE FOR PUNCH/READ ON/OFF

STROBE JSR
 GETPT1
 BEQ
 LDA A #2
 ORA B #1
 BSR
 STR1
 LDA A #2
 LDA B #1
 STA B 0.X
 BSR
 STR2
 LDA A #6
 STR1
 STR2
 STA A 1.X
 STA B 0.X
 RTS

RTNN

RTNN
 LDA A #3C
 STA A 3.X
 RTS

*PUNCH FROM BEGINNING ADDRESS (BEGA) THRU

*ENDING ADDRESS (ENDA)
 PUNCH LDX
 PUNCH2 STX
 BSR
 PNCHON

05730 E37E B6 A005 PUN11

LDA A

ENDA+1

SUB A

TW+1

LDA B

ENDA

SEC B

TW

BNE

PUN22

CMP A

#16

BCS

PUN23

LDA A

#15

ADD A

#4

STA A

BYTECT

SUB A

#3

STA A

TEMP

C/R

L/F NULLS S1

LDX

#MTAPE1

JSR

PDATA1

CLR B

COUNT

*PUNCH

FRAME

LDX

#BYTECT

BSR

PUNT2

*PUNCH

ADDRESS

LDX

#TW

BSR

PUNT2

BSR

PUNT2

*PUNCH

DATA

LDX

TW

PUN32

PUNT2

DEC

TEMP

BNE

PUN32

STX

TW

COM B

COM B

PSH B

PSH B

TSX

PUNT2

PUL B

PUL B

LDX

TW

DEX

CPX

BNE

PUN11

RTS

RTS

*PUNCH 2

HEX CHAR, UPDATE CHECKSUM

PUNT2

ADD B

O.X

O.X

JMP

OUT2H

*COMMAND

TABLE

FCB

FCB

FCB

FCB

FCB

FCB

FCB

FCB


```

06270 E3DE E130      FDB      PRINT
06280 E3E0 4A        FCB      'J'
06290 E3E1 E005      FDB      JUMP
06300 E3E3 43        FCB      'C'
06310 E3E4 E2CC      FDB      CLEAR
06320 E3E6 44        FCB      'D'
06330 E3E7 E28F      FDB      DISK
06340 E3E9 42        FCB      'B'
06350 E3EA E2D9      FDB      BREAK
06360 E3EC 4F        FCB      'O'
06370 E3ED E269      FDB      OPTL
06380 E3EF 50        FDB      'P'
06390 E3F0 E31A      FDB      PUNCH1
06400 E3F2 4C        FCB      'L'
06410 E3F3 E00C      FDB      LOAD
06420 E3F5 45        FDB      'E'
06430 E3F6 E31E      FDB      PNCHS9

TABLE1 FCB
TABLE2 FCB
TABLE3 FCB
TABLE4 FCB
TABLE5 FCB
TABLE6 FCB
TABLE7 FCB
TABLE8 FCB
TABLE9 FCB
TABLE10 FCB
TABLE11 FCB
TABLE12 FCB
TABLE13 FCB
TABLE14 FCB
TABLE15 FCB
TABLE16 FCB
TABLE17 FCB
TABLE18 FCB
TABLE19 FCB
TABLE20 FCB
TABLE21 FCB
TABLE22 FCB
TABLE23 FCB
TABLE24 FCB
TABLE25 FCB
TABLE26 FCB
TABLE27 FCB
TABLE28 FCB
TABLE29 FCB
TABLE30 FCB
TABLE31 FCB
TABLE32 FCB
TABLE33 FCB
TABLE34 FCB
TABLE35 FCB
TABLE36 FCB
TABLE37 FCB
TABLE38 FCB
TABLE39 FCB
TABLE40 FCB
TABLE41 FCB
TABLE42 FCB
TABLE43 FCB
TABLE44 FCB
TABLE45 FCB
TABLE46 FCB
TABLE47 FCB
TABLE48 FCB
TABLE49 FCB
TABLE50 FCB
TABLE51 FCB
TABLE52 FCB
TABLE53 FCB
TABLE54 FCB
TABLE55 FCB
TABLE56 FCB
TABLE57 FCB
TABLE58 FCB
TABLE59 FCB
TABLE60 FCB
TABLE61 FCB
TABLE62 FCB
TABLE63 FCB
TABLE64 FCB
TABLE65 FCB
TABLE66 FCB
TABLE67 FCB
TABLE68 FCB
TABLE69 FCB
TABLE70 FCB
TABLE71 FCB
TABLE72 FCB
TABLE73 FCB
TABLE74 FCB
TABLE75 FCB
TABLE76 FCB
TABLE77 FCB
TABLE78 FCB
TABLE79 FCB
TABLE80 FCB
TABLE81 FCB
TABLE82 FCB
TABLE83 FCB
TABLE84 FCB
TABLE85 FCB
TABLE86 FCB
TABLE87 FCB
TABLE88 FCB
TABLE89 FCB
TABLE90 FCB
TABLE91 FCB
TABLE92 FCB
TABLE93 FCB
TABLE94 FCB
TABLE95 FCB
TABLE96 FCB
TABLE97 FCB
TABLE98 FCB
TABLE99 FCB
TABLE100 FCB
TABLE101 FCB
TABLE102 FCB
TABLE103 FCB
TABLE104 FCB
TABLE105 FCB
TABLE106 FCB
TABLE107 FCB
TABLE108 FCB
TABLE109 FCB
TABLE110 FCB
TABLE111 FCB
TABLE112 FCB
TABLE113 FCB
TABLE114 FCB
TABLE115 FCB
TABLE116 FCB
TABLE117 FCB
TABLE118 FCB
TABLE119 FCB
TABLE120 FCB
TABLE121 FCB
TABLE122 FCB
TABLE123 FCB
TABLE124 FCB
TABLE125 FCB
TABLE126 FCB
TABLE127 FCB
TABLE128 FCB
TABLE129 FCB
TABLE130 FCB
TABLE131 FCB
TABLE132 FCB
TABLE133 FCB
TABLE134 FCB
TABLE135 FCB
TABLE136 FCB
TABLE137 FCB
TABLE138 FCB
TABLE139 FCB
TABLE140 FCB
TABLE141 FCB
TABLE142 FCB
TABLE143 FCB
TABLE144 FCB
TABLE145 FCB
TABLE146 FCB
TABLE147 FCB
TABLE148 FCB
TABLE149 FCB
TABLE150 FCB
TABLE151 FCB
TABLE152 FCB
TABLE153 FCB
TABLE154 FCB
TABLE155 FCB
TABLE156 FCB
TABLE157 FCB
TABLE158 FCB
TABLE159 FCB
TABLE160 FCB
TABLE161 FCB
TABLE162 FCB
TABLE163 FCB
TABLE164 FCB
TABLE165 FCB
TABLE166 FCB
TABLE167 FCB
TABLE168 FCB
TABLE169 FCB
TABLE170 FCB
TABLE171 FCB
TABLE172 FCB
TABLE173 FCB
TABLE174 FCB
TABLE175 FCB
TABLE176 FCB
TABLE177 FCB
TABLE178 FCB
TABLE179 FCB
TABLE180 FCB
TABLE181 FCB
TABLE182 FCB
TABLE183 FCB
TABLE184 FCB
TABLE185 FCB
TABLE186 FCB
TABLE187 FCB
TABLE188 FCB
TABLE189 FCB
TABLE190 FCB
TABLE191 FCB
TABLE192 FCB
TABLE193 FCB
TABLE194 FCB
TABLE195 FCB
TABLE196 FCB
TABLE197 FCB
TABLE198 FCB
TABLE199 FCB
TABLE200 FCB
TABLE201 FCB
TABLE202 FCB
TABLE203 FCB
TABLE204 FCB
TABLE205 FCB
TABLE206 FCB
TABLE207 FCB
TABLE208 FCB
TABLE209 FCB
TABLE210 FCB
TABLE211 FCB
TABLE212 FCB
TABLE213 FCB
TABLE214 FCB
TABLE215 FCB
TABLE216 FCB
TABLE217 FCB
TABLE218 FCB
TABLE219 FCB
TABLE220 FCB
TABLE221 FCB
TABLE222 FCB
TABLE223 FCB
TABLE224 FCB
TABLE225 FCB
TABLE226 FCB
TABLE227 FCB
TABLE228 FCB
TABLE229 FCB
TABLE230 FCB
TABLE231 FCB
TABLE232 FCB
TABLE233 FCB
TABLE234 FCB
TABLE235 FCB
TABLE236 FCB
TABLE237 FCB
TABLE238 FCB
TABLE239 FCB
TABLE240 FCB
TABLE241 FCB
TABLE242 FCB
TABLE243 FCB
TABLE244 FCB
TABLE245 FCB
TABLE246 FCB
TABLE247 FCB
TABLE248 FCB
TABLE249 FCB
TABLE250 FCB
TABLE251 FCB
TABLE252 FCB
TABLE253 FCB
TABLE254 FCB
TABLE255 FCB
TABLE256 FCB
TABLE257 FCB
TABLE258 FCB
TABLE259 FCB
TABLE260 FCB
TABLE261 FCB
TABLE262 FCB
TABLE263 FCB
TABLE264 FCB
TABLE265 FCB
TABLE266 FCB
TABLE267 FCB
TABLE268 FCB
TABLE269 FCB
TABLE270 FCB
TABLE271 FCB
TABLE272 FCB
TABLE273 FCB
TABLE274 FCB
TABLE275 FCB
TABLE276 FCB
TABLE277 FCB
TABLE278 FCB
TABLE279 FCB
TABLE280 FCB
TABLE281 FCB
TABLE282 FCB
TABLE283 FCB
TABLE284 FCB
TABLE285 FCB
TABLE286 FCB
TABLE287 FCB
TABLE288 FCB
TABLE289 FCB
TABLE290 FCB
TABLE291 FCB
TABLE292 FCB
TABLE293 FCB
TABLE294 FCB
TABLE295 FCB
TABLE296 FCB
TABLE297 FCB
TABLE298 FCB
TABLE299 FCB
TABLE300 FCB
TABLE301 FCB
TABLE302 FCB
TABLE303 FCB
TABLE304 FCB
TABLE305 FCB
TABLE306 FCB
TABLE307 FCB
TABLE308 FCB
TABLE309 FCB
TABLE310 FCB
TABLE311 FCB
TABLE312 FCB
TABLE313 FCB
TABLE314 FCB
TABLE315 FCB
TABLE316 FCB
TABLE317 FCB
TABLE318 FCB
TABLE319 FCB
TABLE320 FCB
TABLE321 FCB
TABLE322 FCB
TABLE323 FCB
TABLE324 FCB
TABLE325 FCB
TABLE326 FCB
TABLE327 FCB
TABLE328 FCB
TABLE329 FCB
TABLE330 FCB
TABLE331 FCB
TABLE332 FCB
TABLE333 FCB
TABLE334 FCB
TABLE335 FCB
TABLE336 FCB
TABLE337 FCB
TABLE338 FCB
TABLE339 FCB
TABLE340 FCB
TABLE341 FCB
TABLE342 FCB
TABLE343 FCB
TABLE344 FCB
TABLE345 FCB
TABLE346 FCB
TABLE347 FCB
TABLE348 FCB
TABLE349 FCB
TABLE350 FCB
TABLE351 FCB
TABLE352 FCB
TABLE353 FCB
TABLE354 FCB
TABLE355 FCB
TABLE356 FCB
TABLE357 FCB
TABLE358 FCB
TABLE359 FCB
TABLE360 FCB
TABLE361 FCB
TABLE362 FCB
TABLE363 FCB
TABLE364 FCB
TABLE365 FCB
TABLE366 FCB
TABLE367 FCB
TABLE368 FCB
TABLE369 FCB
TABLE370 FCB
TABLE371 FCB
TABLE372 FCB
TABLE373 FCB
TABLE374 FCB
TABLE375 FCB
TABLE376 FCB
TABLE377 FCB
TABLE378 FCB
TABLE379 FCB
TABLE380 FCB
TABLE381 FCB
TABLE382 FCB
TABLE383 FCB
TABLE384 FCB
TABLE385 FCB
TABLE386 FCB
TABLE387 FCB
TABLE388 FCB
TABLE389 FCB
TABLE390 FCB
TABLE391 FCB
TABLE392 FCB
TABLE393 FCB
TABLE394 FCB
TABLE395 FCB
TABLE396 FCB
TABLE397 FCB
TABLE398 FCB
TABLE399 FCB
TABLE400 FCB
TABLE401 FCB
TABLE402 FCB
TABLE403 FCB
TABLE404 FCB
TABLE405 FCB
TABLE406 FCB
TABLE407 FCB
TABLE408 FCB
TABLE409 FCB
TABLE410 FCB
TABLE411 FCB
TABLE412 FCB
TABLE413 FCB
TABLE414 FCB
TABLE415 FCB
TABLE416 FCB
TABLE417 FCB
TABLE418 FCB
TABLE419 FCB
TABLE420 FCB
TABLE421 FCB
TABLE422 FCB
TABLE423 FCB
TABLE424 FCB
TABLE425 FCB
TABLE426 FCB
TABLE427 FCB
TABLE428 FCB
TABLE429 FCB
TABLE430 FCB
TABLE431 FCB
TABLE432 FCB
TABLE433 FCB
TABLE434 FCB
TABLE435 FCB
TABLE436 FCB
TABLE437 FCB
TABLE438 FCB
TABLE439 FCB
TABLE440 FCB
TABLE441 FCB
TABLE442 FCB
TABLE443 FCB
TABLE444 FCB
TABLE445 FCB
TABLE446 FCB
TABLE447 FCB
TABLE448 FCB
TABLE449 FCB
TABLE450 FCB
TABLE451 FCB
TABLE452 FCB
TABLE453 FCB
TABLE454 FCB
TABLE455 FCB
TABLE456 FCB
TABLE457 FCB
TABLE458 FCB
TABLE459 FCB
TABLE460 FCB
TABLE461 FCB
TABLE462 FCB
TABLE463 FCB
TABLE464 FCB
TABLE465 FCB
TABLE466 FCB
TABLE467 FCB
TABLE468 FCB
TABLE469 FCB
TABLE470 FCB
TABLE471 FCB
TABLE472 FCB
TABLE473 FCB
TABLE474 FCB
TABLE475 FCB
TABLE476 FCB
TABLE477 FCB
TABLE478 FCB
TABLE479 FCB
TABLE480 FCB
TABLE481 FCB
TABLE482 FCB
TABLE483 FCB
TABLE484 FCB
TABLE485 FCB
TABLE486 FCB
TABLE487 FCB
TABLE488 FCB
TABLE489 FCB
TABLE490 FCB
TABLE491 FCB
TABLE492 FCB
TABLE493 FCB
TABLE494 FCB
TABLE495 FCB
TABLE496 FCB
TABLE497 FCB
TABLE498 FCB
TABLE499 FCB
TABLE500 FCB
TABLE501 FCB
TABLE502 FCB
TABLE503 FCB
TABLE504 FCB
TABLE505 FCB
TABLE506 FCB
TABLE507 FCB
TABLE508 FCB
TABLE509 FCB
TABLE510 FCB
TABLE511 FCB
TABLE512 FCB
TABLE513 FCB
TABLE514 FCB
TABLE515 FCB
TABLE516 FCB
TABLE517 FCB
TABLE518 FCB
TABLE519 FCB
TABLE520 FCB
TABLE521 FCB
TABLE522 FCB
TABLE523 FCB
TABLE524 FCB
TABLE525 FCB
TABLE526 FCB
TABLE527 FCB
TABLE528 FCB
TABLE529 FCB
TABLE530 FCB
TABLE531 FCB
TABLE532 FCB
TABLE533 FCB
TABLE534 FCB
TABLE535 FCB
TABLE536 FCB
TABLE537 FCB
TABLE538 FCB
TABLE539 FCB
TABLE540 FCB
TABLE541 FCB
TABLE542 FCB
TABLE543 FCB
TABLE544 FCB
TABLE545 FCB
TABLE546 FCB
TABLE547 FCB
TABLE548 FCB
TABLE549 FCB
TABLE550 FCB
TABLE551 FCB
TABLE552 FCB
TABLE553 FCB
TABLE554 FCB
TABLE555 FCB
TABLE556 FCB
TABLE557 FCB
TABLE558 FCB
TABLE559 FCB
TABLE560 FCB
TABLE561 FCB
TABLE562 FCB
TABLE563 FCB
TABLE564 FCB
TABLE565 FCB
TABLE566 FCB
TABLE567 FCB
TABLE568 FCB
TABLE569 FCB
TABLE570 FCB
TABLE571 FCB
TABLE572 FCB
TABLE573 FCB
TABLE574 FCB
TABLE575 FCB
TABLE576 FCB
TABLE577 FCB
TABLE578 FCB
TABLE579 FCB
TABLE580 FCB
TABLE581 FCB
TABLE582 FCB
TABLE583 FCB
TABLE584 FCB
TABLE585 FCB
TABLE586 FCB
TABLE587 FCB
TABLE588 FCB
TABLE589 FCB
TABLE590 FCB
TABLE591 FCB
TABLE592 FCB
TABLE593 FCB
TABLE594 FCB
TABLE595 FCB
TABLE596 FCB
TABLE597 FCB
TABLE598 FCB
TABLE599 FCB
TABLE600 FCB
TABLE601 FCB
TABLE602 FCB
TABLE603 FCB
TABLE604 FCB
TABLE605 FCB
TABLE606 FCB
TABLE607 FCB
TABLE608 FCB
TABLE609 FCB
TABLE610 FCB
TABLE611 FCB
TABLE612 FCB
TABLE613 FCB
TABLE614 FCB
TABLE615 FCB
TABLE616 FCB
TABLE617 FCB
TABLE618 FCB
TABLE619 FCB
TABLE620 FCB
TABLE621 FCB
TABLE622 FCB
TABLE623 FCB
TABLE624 FCB
TABLE625 FCB
TABLE626 FCB
TABLE627 FCB
TABLE628 FCB
TABLE629 FCB
TABLE630 FCB
TABLE631 FCB
TABLE632 FCB
TABLE633 FCB
TABLE634 FCB
TABLE635 FCB
TABLE636 FCB
TABLE637 FCB
TABLE638 FCB
TABLE639 FCB
TABLE640 FCB
TABLE641 FCB
TABLE642 FCB
TABLE643 FCB
TABLE644 FCB
TABLE645 FCB
TABLE646 FCB
TABLE647 FCB
TABLE648 FCB
TABLE649 FCB
TABLE650 FCB
TABLE651 FCB
TABLE652 FCB
TABLE653 FCB
TABLE654 FCB
TABLE655 FCB
TABLE656 FCB
TABLE657 FCB
TABLE658 FCB
TABLE659 FCB
TABLE660 FCB
TABLE661 FCB
TABLE662 FCB
TABLE663 FCB
TABLE664 FCB
TABLE665 FCB
TABLE666 FCB
TABLE667 FCB
TABLE668 FCB
TABLE669 FCB
TABLE670 FCB
TABLE671 FCB
TABLE672 FCB
TABLE673 FCB
TABLE674 FCB
TABLE675 FCB
TABLE676 FCB
TABLE677 FCB
TABLE678 FCB
TABLE679 FCB
TABLE680 FCB
TABLE681 FCB
TABLE682 FCB
TABLE683 FCB
TABLE684 FCB
TABLE685 FCB
TABLE686 FCB
TABLE687 FCB
TABLE688 FCB
TABLE689 FCB
TABLE690 FCB
TABLE691 FCB
TABLE692 FCB
TABLE693 FCB
TABLE694 FCB
TABLE695 FCB
TABLE696 FCB
TABLE697 FCB
TABLE698 FCB
TABLE699 FCB
TABLE700 FCB
TABLE701 FCB
TABLE702 FCB
TABLE703 FCB
TABLE704 FCB
TABLE705 FCB
TABLE706 FCB
TABLE707 FCB
TABLE708 FCB
TABLE709 FCB
TABLE710 FCB
TABLE711 FCB
TABLE712 FCB
TABLE713 FCB
TABLE714 FCB
TABLE715 FCB
TABLE716 FCB
TABLE717 FCB
TABLE718 FCB
TABLE719 FCB
TABLE720 FCB
TABLE721 FCB
TABLE722 FCB
TABLE723 FCB
TABLE724 FCB
TABLE725 FCB
TABLE726 FCB
TABLE727 FCB
TABLE728 FCB
TABLE729 FCB
TABLE730 FCB
TABLE731 FCB
TABLE732 FCB
TABLE733 FCB
TABLE734 FCB
TABLE735 FCB
TABLE736 FCB
TABLE737 FCB
TABLE738 FCB
TABLE739 FCB
TABLE740 FCB
TABLE741 FCB
TABLE742 FCB
TABLE743 FCB
TABLE744 FCB
TABLE745 FCB
TABLE746 FCB
TABLE747 FCB
TABLE748 FCB
TABLE749 FCB
TABLE750 FCB
TABLE751 FCB
TABLE752 FCB
TABLE753 FCB
TABLE754 FCB
TABLE755 FCB
TABLE756 FCB
TABLE757 FCB
TABLE758 FCB
TABLE759 FCB
TABLE760 FCB
TABLE761 FCB
TABLE762 FCB
TABLE763 FCB
TABLE764 FCB
TABLE765 FCB
TABLE766 FCB
TABLE767 FCB
TABLE768 FCB
TABLE769 FCB
TABLE770 FCB
TABLE771 FCB
TABLE772 FCB
TABLE773 FCB
TABLE774 FCB
TABLE775 FCB
TABLE776 FCB
TABLE777 FCB
TABLE778 FCB
TABLE779 FCB
TABLE780 FCB
TABLE781 FCB
TABLE782 FCB
TABLE783 FCB
TABLE784 FCB
TABLE785 FCB
TABLE786 FCB
TABLE787 FCB
TABLE788 FCB
TABLE789 FCB
TABLE790 FCB
TABLE791 FCB
TABLE792 FCB
TABLE793 FCB
TABLE794 FCB
TABLE795 FCB
TABLE796 FCB
TABLE797 FCB
TABLE798 FCB
TABLE799 FCB
TABLE800 FCB
TABLE801 FCB
TABLE802 FCB
TABLE803 FCB
TABLE804 FCB
TABLE805 FCB
TABLE806 FCB
TABLE807 FCB
TABLE808 FCB
TABLE809 FCB
TABLE810 FCB
TABLE811 FCB
TABLE812 FCB
TABLE813 FCB
TABLE814 FCB
TABLE815 FCB
TABLE816 FCB
TABLE817 FCB
TABLE818 FCB
TABLE819 FCB
TABLE820 FCB
TABLE821 FCB
TABLE822 FCB
TABLE823 FCB
TABLE824 FCB
TABLE825 FCB
TABLE826 FCB
TABLE827 FCB
TABLE828 FCB
TABLE829 FCB
TABLE830 FCB
TABLE831 FCB
TABLE832 FCB
TABLE833 FCB
TABLE834 FCB
TABLE835 FCB
TABLE836 FCB
TABLE837 FCB
TABLE838 FCB
TABLE839 FCB
TABLE840 FCB
TABLE841 FCB
TABLE842 FCB
TABLE843 FCB
TABLE844 FCB
TABLE845 FCB
TABLE846 FCB
TABLE847 FCB
TABLE848 FCB
TABLE849 FCB
TABLE850 FCB
TABLE851 FCB
TABLE852 FCB
TABLE853 FCB
TABLE854 FCB
TABLE855 FCB
TABLE856 FCB
TABLE857 FCB
TABLE858 FCB
TABLE859 FCB
TABLE860 FCB
TABLE861 FCB
TABLE862 FCB
TABLE863 FCB
TABLE864 FCB
TABLE865 FCB
TABLE866 FCB
TABLE867 FCB
TABLE868 FCB
TABLE869 FCB
TABLE870 FCB
TABLE871 FCB
TABLE872 FCB
TABLE873 FCB
TABLE874 FCB
TABLE875 FCB
TABLE876 FCB
TABLE877 FCB
TABLE878 FCB
TABLE879 FCB
TABLE880 FCB
TABLE881 FCB
TABLE882 FCB
TABLE883 FCB
TABLE884 FCB
TABLE885 FCB
TABLE886 FCB
TABLE887 FCB
TABLE888 FCB
TABLE889 FCB
TABLE890 FCB
TABLE891 FCB
TABLE892 FCB
TABLE893 FCB
TABLE894 FCB
TABLE895 FCB
TABLE896 FCB
TABLE897 FCB
TABLE898 FCB
TABLE899 FCB
TABLE900 FCB
TABLE901 FCB
TABLE902 FCB
TABLE903 FCB
TABLE904 FCB
TABLE905 FCB
TABLE906 FCB
TABLE907 FCB
TABLE908 FCB
TABLE909 FCB
TABLE910 FCB
TABLE911 FCB
TABLE912 FCB
TABLE913 FCB
TABLE914 FCB
TABLE915 FCB
TABLE916 FCB
TABLE917 FCB
TABLE918 FCB
TABLE919 FCB
TABLE920 FCB
TABLE921 FCB
TABLE922 FCB
TABLE923 FCB
TABLE924 FCB
TABLE925 FCB
TABLE926 FCB
TABLE927 FCB
TABLE928 FCB
TABLE929 FCB
TABLE930 FCB
TABLE931 FCB
TABLE932 FCB
TABLE933 FCB
TABLE934 FCB
TABLE935 FCB
TABLE936 FCB
TABLE937 FCB
TABLE938 FCB
TABLE939 FCB
TABLE940 FCB
TABLE941 FCB
TABLE942 FCB
TABLE943 FCB
TABLE944 FCB
TABLE945 FCB
TABLE946 FCB
TABLE947 FCB
TABLE948 FCB
TABLE949 FCB
TABLE950 FCB
TABLE951 FCB
TABLE952 FCB
TABLE953 FCB
TABLE954 FCB
TABLE955 FCB
TABLE956 FCB
TABLE957 FCB
TABLE958 FCB
TABLE959 FCB
TABLE960 FCB
TABLE961 FCB
TABLE962 FCB
TABLE963 FCB
TABLE964 FCB
TABLE965 FCB
TABLE966 FCB
TABLE967 FCB
TABLE968 FCB
TABLE969 FCB
TABLE970 FCB
TABLE971 FCB
TABLE972 FCB
TABLE973 FCB
TABLE974 FCB
TABLE975 FCB
TABLE976 FCB
TABLE977 FCB
TABLE978 FCB
TABLE979 FCB
TABLE980 FCB
TABLE981 FCB
TABLE982 FCB
TABLE983 FCB
TABLE984 FCB
TABLE985 FCB
TABLE986 FCB
TABLE987 FCB
TABLE988 FCB
TABLE989 FCB
TABLE990 FCB
TABLE991 FCB
TABLE992 FCB
TABLE993 FCB
TABLE994 FCB
TABLE995 FCB
TABLE996 FCB
TABLE997 FCB
TABLE998 FCB
TABLE999 FCB
TABLE1000 FCB

```

TOTAL ERRORS 00000

```

IRQ      A000
BEGA     A002
ENDA     A004
NM1      A006
SP        A008
PORADD   A00A
FORECH   A00C
XHI      A00D
XLOW     A00E
CKSM     A00F
XTEMP    A010
SWIUMP   A012
TW        A044
TEMP     A046
BYTECT   A047
CTLFOR   A04A
PROM     C000
BKPT     A014
BKLT     A016
STACK    A042
IROP     E000
JUMP      E005
CURSOR   E009
LOAD     E00C
LOAD3    E00F
LOAD11   E02B
LOAD15   E03B
LOAD19   E040
LOAD21   E044
BADDR    E047
BYTE     E055
BYTE1    E057
QUTHL    E067
QUTHR    E06B
QUTCH    E075
INCH     E078
PDATA2   E07B
PDATA1   E07E
C1        E085
CHANGE   E088
CHAS1    E08A
ANOTH    E09B
INHEX    E0AA
INHEX1   E0AC
IN1HG    E0BE
OUT2H    E0C1
OUT4HS   E0C8
OUT2HS   E0CA
QUTS      E0CC
START     E0D0
AL3       E0D5
SK1       E0DE
EOE3      E0E3
AL4       E0E5
C3        E0FC
AL1       E101

```

```

E115      AL2      SFE1      PRINT  SWITCL  E14A      POF1     E165      CONTR1  E16B      LOOK     E173      OVER     E176      SK3      E181      SWTL1   E189      SFE      E18B      S9       E190      MTAPE1  E193      MCLOFF  E19C      MCL      E19D      E1A5     E1A5      NMIV     E1A7      INEE     E1AC      SEARCH  E1AE      OVE      E1BB      PNT      E1C5      GOTO     E1D0      OUTEE   E1D1      SAVGET  E1D3      GETPT1  E1D6      ISACIA  E1D9      SKFO     E1E0      INCR1    E1E6      INEE1   E1EE      BILD     E1F3      INCH8    E1F6      ACIAIN  E1FF      OUTEE1  E20D      ACIOUT  E212      ACIOUT  E216      RES      E21E      IN1      E223      IN3      E22E      IOUT     E240      OUT1     E248      IOUT2   E251      DEL      E25A      DE       E25E      DDL      E263      DDL1    E265      OPTL     E269      PIAECH  E27D      NOOPT   E283      PIAINI  E284      DISK     E28F      LOOP1   E298      LOOP2   E2A9      LOOP3   E2B3      RETT2   E2BD

```

```

RETURN   E2BF
RETT1    E2C1
DELAY    E2C2
DELAY1   E2C5
DUM      E2C9
CLEAR    E2CC
RDOFF1   E2D4
BREAK0   E2D9
BREAK0   E2E2
INUSE    E2FE
SWISET   E308
STO       E313
STO1     E316
STORTN   E319
PUNCH1   E31A
PNCHS9   E31E
PDATA    E32A
POFC4    E32D
C4       E331
RDON     E334
RTNN     E346
RDORF    E347
PNCHON   E34D
PNCHOF   E353
STROBE   E357
STR1     E36F
STR2     E371
RTN1     E375
PUNCH    E376
PUNCH2   E379
PUN11    E37E
PUN22    E390
PUN23    E392
PUN32    E3B2
RTN5     E3CB
PUNT2    E3CC
TABLE    E3D1
TABLE1   E3EF
TABEND   E3F5

```

T = nprty near CDAT
Z = load bcs

mode de l'acch
3 rps